Alex Rønne Petersen 53173d25ab std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

..

aarch64.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

alpha.zig

zig fmt

2026-07-17 23:30:26 +02:00

amdgcn.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

arc.zig

zig fmt

2026-07-17 23:30:26 +02:00

arm.zig

zig fmt

2026-07-17 23:30:26 +02:00

avr.zig

zig fmt

2026-07-17 23:30:26 +02:00

bpf.zig

zig fmt

2026-07-17 23:30:26 +02:00

csky.zig

zig fmt

2026-07-17 23:30:26 +02:00

generic.zig

std.Target: Introduce Cpu convenience functions for feature tests.

2025-06-05 06:12:00 +02:00

hexagon.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

hppa.zig

zig fmt

2026-07-17 23:30:26 +02:00

kvx.zig

zig fmt

2026-07-17 23:30:26 +02:00

lanai.zig

all: update to use new std.lang.Type definitions

2026-05-27 10:03:51 +01:00

loongarch.zig

zig fmt

2026-07-17 23:30:26 +02:00

m68k.zig

zig fmt

2026-07-17 23:30:26 +02:00

mips.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

msp430.zig

zig fmt

2026-07-17 23:30:26 +02:00

nvptx.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

powerpc.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

propeller.zig

zig fmt

2026-07-17 23:30:26 +02:00

Query.zig

std.Target.Query: rework native ABI detection a bit

2026-09-17 15:27:52 +02:00

riscv.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

s390x.zig

zig fmt

2026-07-17 23:30:26 +02:00

sparc.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

spirv.zig

zig fmt

2026-07-17 23:30:26 +02:00

ve.zig

zig fmt

2026-07-17 23:30:26 +02:00

wasm.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

x86.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00

xcore.zig

all: update to use new std.lang.Type definitions

2026-05-27 10:03:51 +01:00

xtensa.zig

std.Target: update CPU models and features to LLVM 23

2026-10-07 00:30:51 +02:00