mirror of
https://gitlab.com/qemu-project/qemu.git
synced 2026-10-28 14:04:39 +08:00
Brian Cain
e35867b9ca
Implement v83 restricted indirect-control-flow instructions and validate their targets. Reviewed-by: Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com> Reviewed-by: Marco Liebel <marco.liebel@oss.qualcomm.com> Signed-off-by: Brian Cain <brian.cain@oss.qualcomm.com>
45 lines
1.4 KiB
C
45 lines
1.4 KiB
C
/*
|
|
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "migration/vmstate.h"
|
|
#include "cpu.h"
|
|
#include "cpu_helper.h"
|
|
|
|
static int hexagon_cpu_post_load(void *opaque, int version_id)
|
|
{
|
|
HexagonCPU *cpu = opaque;
|
|
CPUHexagonState *env = &cpu->env;
|
|
|
|
hexagon_hvx_select_context(env, env->t_sreg[HEX_SREG_SSR]);
|
|
|
|
return 0;
|
|
}
|
|
|
|
const VMStateDescription vmstate_hexagon_cpu = {
|
|
.name = "cpu",
|
|
.version_id = 3,
|
|
.minimum_version_id = 2,
|
|
.post_load = hexagon_cpu_post_load,
|
|
.fields = (const VMStateField[]) {
|
|
VMSTATE_UINT32_ARRAY(env.gpr, HexagonCPU, TOTAL_PER_THREAD_REGS),
|
|
VMSTATE_UINT32_ARRAY(env.pred, HexagonCPU, NUM_PREGS),
|
|
VMSTATE_UINT32_ARRAY(env.t_sreg, HexagonCPU, NUM_SREGS),
|
|
VMSTATE_UINT32_ARRAY(env.greg, HexagonCPU, NUM_GREGS),
|
|
VMSTATE_UINT32(env.tlb_lock_state, HexagonCPU),
|
|
VMSTATE_UINT32(env.k0_lock_state, HexagonCPU),
|
|
VMSTATE_UINT32(env.tlb_lock_count, HexagonCPU),
|
|
VMSTATE_UINT32(env.k0_lock_count, HexagonCPU),
|
|
VMSTATE_UINT32(env.threadId, HexagonCPU),
|
|
VMSTATE_UINT32(env.cause_code, HexagonCPU),
|
|
VMSTATE_UNUSED(sizeof(uint64_t)),
|
|
VMSTATE_UINT32(env.imprecise_exception, HexagonCPU),
|
|
VMSTATE_UINT32_V(env.cfi_active, HexagonCPU, 3),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
},
|
|
};
|